Ethernet Extensions for CompactPCI® Serial

2011-09-02, Barbara Schmitz

Intel Core i7 SBC (G20) with connectors P1-P5

For Ethernet, CompactPCI® Serial CPCI-S.0 is physically based on the 10/100/1000/10GBase-T standards and supports both star and Ethernet Mesh architecture. While star architecture is fully sufficient for standard computers, a full mesh architecture is better suited for multicomputer systems. This way, redundant systems for safety-critical applications can be wired on the backplane via Ethernet. For this, several identical CPU boards are plugged into a standard backplane and combined with Ethernet switches. If a mezzanine slot is available on the CPU board, the CPU-and-switch combination can be accommodated in a single slot saving space and costs.


A special feature of these Ethernet mezzanines is that the CompactPCI® Serial system con-nector P6 is not located on the CPU board but on the mezzanine. In contrast to previously known mezzanine standards, the signals are led directly to the backplane and do not have to be routed over the carrier board.




Figure 1: Intel® Core™ i7 SBC (G20) with CompactPCI® Serial connectors P1-P5




Figure 2: Ethernet Mezzanine (GM1) with CompactPCI® Serial connector P6 for Ethernet



Another advantage of mezzanines is the flexible number of channels. The example de-scribed here uses a standard version with four channels. CompactPCI® Serial supports up to 9 slots (standard backplane). This means that, for building a full mesh, one mezzanine with 8 channels will be chosen for all 9 boards, as 8 Ethernet interfaces are required on every board to enable independent communication with every other board.


In simpler multiprocessing systems where a star architecture is sufficient, the same mezza-nine module is used - in this case only once plugged onto the system slot CPU.



Another possibility for using Ethernet at the front are CompactPCI® Serial peripheral boards. These cannot only be operated in pure CompactPCI® Serial systems, but also ensure fast connection in hybrid systems with a system slot according to CompactPCI® PlusIO. For ex-ample, a Gigabit Ethernet board with 4 channels is connected to the backplane via a PCI Express® x4 link. The Ethernet controller used supports data rates of up to 500 Mbits/s when all channels are operated simultaneously. The channels can also be configured as two re-dundant pairs. For rugged environments, the board is qualified for -40 to +85°C operating temperature and equipped with M12 instead of RJ45 connectors.




Figure 3: CompactCPI Serial peripheral board (G211) with 4x Gigabit Ethernet


A board with 4 optical links (1000BASE-SX) offers exactly the same features. It supports SFP (Small Form Factor Package) transceivers, which are accessible on separate front pan-els, e.g. LC Duplex.




Figure 4: CompactCPI Serial peripheral board (G211F) with 4 optical links



Barbara Schmitz, Chief Marketing Officer MEN Mikro Elektronik

German version on ElektronikPraxis: Ethernet-Erweiterungen für CompactPCI SerialGerman version on ElektronikPraxis: Ethernet-Erweiterungen für CompactPCI Serial

Other Articles

» The Future is Serial: CompactPCI® Serial (2011-12-23)

» System Slot Boards with the Latest Intel® Architecture for CompactPCI® PlusIO and CompactPCI® Serial (2011-12-09)

» Legacy Interface Concept for CompactPCI® Serial (2011-12-02)

» Ethernet Switch Functionality for CompactPCI® Serial (2011-11-30)

» 6U CompactPCI® Parallel/Serial Hybrid Systems (2011-11-26)

» 6U Backplanes for CompactPCI® Serial (2011-11-23)

» Conductive Cooling with CompactPCI® Serial (2011-11-17)

» Connector Layout and Coding with CompactPCI® Serial (2011-11-02)

» High-Performance Graphics on CompactPCI® Serial (2011-10-21)

» Building Clusters with CompactPCI® Serial (2011-10-15)

» Mixed Doubles: CompactPCI® Serial and CompactPCI® 2.0 (2011-10-13)

» Application-Specific Backplane Architectures with CompactPCI® Serial (2011-09-16)

» CompactPCI® PlusIO and CompactPCI® Serial capture the systems market (2011-08-27)

» CompactPCI® Serial for Safety-Relevant Architectures (2011-08-20)

» CompactPCI® Serial Ethernet Mesh Architecture (2011-08-06)

» CompactPCI® Serial Ethernet Star Architecture (2011-07-23)

» CompactPCI® Serial - Why is it a PICMG Standard? (2011-06-17)

» CompactPCI® Serial Star Topologies, Part 2 (2011-05-12)

» CompactPCI® Serial Star Topologies, Part 1 (2011-03-21)

» CompactPCI® Serial - The Guide Element (2011-03-10)

» Hot-Plug Functionality with CompactPCI® Serial, Part 2 (2011-02-05)

» Hot-Plug Functionality with CompactPCI® Serial, Part 1 (2011-02-03)

» XMC Carrier Board for CompactPCI® Serial (2010-12-23)

» Mezzanine Cards on CompactPCI® Serial (2010-12-22)

» PCI Express® Mini Card Carrier for CompactPCI® Serial (2010-12-21)

» USB Support with CompactPCI® Serial (2010-12-06)

» Physical Addressing with CompactPCI® Serial (2010-11-22)

» Standardized Rear I/O for CompactPCI® Systems Thanks to CompactPCI® PlusIO (2010-11-13)

» Rear I/O with 6U CompactPCI® Serial (2010-11-06)

» P0 Adds Power to CompactPCI® Serial on 6U (2010-10-30)

» CompactPCI® Serial in 6U Format (2010-10-23)

» Ecosystem for CompactPCI® Serial (CPCI-S.0) (2010-10-15)

» First Single-Board Computer according to CompactPCI® Serial Standard (2010-10-14)

» CompactPCI® Serial - a Base Specification (2010-10-08)

» Highly Networked Camera Monitoring System with CompactPCI® PlusIO (2010-10-07)

» Simulation Computer for Training Application with CompactPCI® PlusIO (2010-02-26)

» Recording Image Data from a Mobile Camera with CompactPCI® PlusIO (2010-02-19)

» Mechanics for CompactPCI® Serial: a comparison with familiar architectures such as VPX and MicroTCA (2010-01-29)

» Power Supply for CompactPCI® PlusIO in Accordance with EN 50155 (2010-01-29)

» Harsh Requirements for CompactPCI® PlusIO in Accordance with EN 50155 (2009-12-16)

» CompactPCI® Gets a Plus with an IO and a Serial Companion Specification (2009-12-04)

» Data Management for Mobile Security Application with CompactPCI® PlusIO (2009-12-02)

» Universal Rear I/O Module for CompactPCI® PlusIO (2009-11-19)

» CompactPCI® PlusIO versus MicroTCA (2009-11-13)

» Layout Rules for CompactPCI® PlusIO Boards (2009-11-04)

» User Specific I/O on CompactPCI® PlusIO (2009-10-22)

» Signal integrity on CompactPCI® Serial backplanes (2009-10-15)

» CompactPCI® PlusIO Implementation Rules for Guaranteeing Interoperability (2009-10-08)

» Ethernet Standards for CompactPCI® PlusIO (2009-10-05)

» PCI Express® Configuration Possibilities with CompactPCI® PlusIO (2009-09-23)

» SATA HDD/SSD Shuttle for CompactPCI® Serial Systems (2009-09-10)

» RAID Systems with CompactPCI® Serial (2009-08-24)

» Hybrid backplanes for CompactPCI® and CompactPCI® PlusIO (PICMG 2.30) (2009-07-21)

» Standard Backplanes for CompactPCI® Serial (PICMG CPCI-S.0) (2009-06-19)

» CompactPCI® Serial Rear I/O (2009-06-10)

» CompactPCI® Serial Mesh Architecture (2009-06-03)

» The Star Topology of CompactPCI® Serial und CompactPCI® Plus IO (2009-06-02)

» Standardization of CompactPCI® Serial: what does PICMG bring to the table? (2009-05-14)

» Connector Concept for CompactPCI® Serial (CPCI-S.0) (2009-05-08)

» 3M Ultra Hard Metric (UHM) Connector - The next generation 2mm Hard Metric System (2009-04-27)

» Standard Backplanes for CompactPCI® PlusIO (PICMG 2.30) and CPCI-S.0 (2009-04-02)

» CompactPCI® PlusIO Rear I/O (2009-03-20)

» CompactPCI® Serial and Rear I/O (2009-03-05)

» Migration from CompactPCI® to CompactPCI® Serial (2009-02-20)

» CompactPCI® PlusIO and CompactPCI® Serial System Architecture (2009-02-20)

» CompactPCI® and CompactPCI® Express System Architecture (2009-02-06)

» What is CompactPCI® Serial? (2009-01-14)