Standardized Rear I/O for CompactPCI® Systems Thanks to CompactPCI® PlusIO

2010-11-13, Barbara Schmitz

CompactPCI® PlusIO (PICMG 2.30) is a 100% mechanically and electrically compatible extension of CompactPCI® (PICMG 2.0). It extends the current exclusively parallel interfaces by modern serial buses - CompactPCI® becomes CompactPCI® PlusIO. Physically, this is done at the J2 connector. CompactPCI® PlusIO defines a fixed pin assignment for four PCI Express®, four SATA, four USB and two Ethernet. In order to ensure signal integrity, a new J2 connector with additional internal shielding is used, which supports the higher frequencies even without additional ground pins. A single board computer with this pin assignment and the new J2 connector corresponds to the PICMG 2.30 specification but can at the same time be used just like a PICMG 2.0 board in a traditional CompactPCI® system as a system slot board.

What Advantages does this offer to the User?

Until now, the availability of the fast serial signals via the backplane - i.e. to peripheral slot boards with the corresponding functionality - was in the center of reports about CompactPCI® PlusIO. Another possibility is to lead these signals directly to a rear I/O module (transition module) and use them in the system or at the back. Such configurations are often used in PICMG 2.0 systems, but until now there was no uniform standard. This means that rear I/O solutions of different manufacturers were not intercompatible, the PICMG 2.0 standard having left open the assignment of the J2 connector. If you use a PICMG 2.30 board in a PICMG 2.0 system, the rear I/O signals are standardized.

Conclusion:

Even applications for which CompactPCI® will remain sufficient in the foreseeable future should use CompactPCI® PlusIO system slot boards to ensure compatibility at the back. This has been fixed by the uniform J2 pin assignment in the PICMG 2.30 specification. In other words: PICMG 2.30 CPU boards are always exchangeable - independent of the manufacturer.


CompactPCI® PlusIO defines the rear I/O signals on J2 which have been left open for user-defined functions in the CompactPCI® standard.


Rear I/O Module for CompactPCI® PlusIO


Rear I/O assignment of the J2 connector for CompactPCI® PlusIO

Barbara Schmitz, Chief Marketing Officer MEN Mikro Elektronik

German version on ElektronikPraxis: CompactPCI PlusIO sorgt für standardisierte Rear-I/Os bei...

Other Articles

» The Future is Serial: CompactPCI® Serial (2011-12-23)

» System Slot Boards with the Latest Intel® Architecture for CompactPCI® PlusIO and CompactPCI® Serial (2011-12-09)

» Legacy Interface Concept for CompactPCI® Serial (2011-12-02)

» Ethernet Switch Functionality for CompactPCI® Serial (2011-11-30)

» 6U CompactPCI® Parallel/Serial Hybrid Systems (2011-11-26)

» 6U Backplanes for CompactPCI® Serial (2011-11-23)

» Conductive Cooling with CompactPCI® Serial (2011-11-17)

» Connector Layout and Coding with CompactPCI® Serial (2011-11-02)

» High-Performance Graphics on CompactPCI® Serial (2011-10-21)

» Building Clusters with CompactPCI® Serial (2011-10-15)

» Mixed Doubles: CompactPCI® Serial and CompactPCI® 2.0 (2011-10-13)

» Application-Specific Backplane Architectures with CompactPCI® Serial (2011-09-16)

» Ethernet Extensions for CompactPCI® Serial (2011-09-02)

» CompactPCI® PlusIO and CompactPCI® Serial capture the systems market (2011-08-27)

» CompactPCI® Serial for Safety-Relevant Architectures (2011-08-20)

» CompactPCI® Serial Ethernet Mesh Architecture (2011-08-06)

» CompactPCI® Serial Ethernet Star Architecture (2011-07-23)

» CompactPCI® Serial - Why is it a PICMG Standard? (2011-06-17)

» CompactPCI® Serial Star Topologies, Part 2 (2011-05-12)

» CompactPCI® Serial Star Topologies, Part 1 (2011-03-21)

» CompactPCI® Serial - The Guide Element (2011-03-10)

» Hot-Plug Functionality with CompactPCI® Serial, Part 2 (2011-02-05)

» Hot-Plug Functionality with CompactPCI® Serial, Part 1 (2011-02-03)

» XMC Carrier Board for CompactPCI® Serial (2010-12-23)

» Mezzanine Cards on CompactPCI® Serial (2010-12-22)

» PCI Express® Mini Card Carrier for CompactPCI® Serial (2010-12-21)

» USB Support with CompactPCI® Serial (2010-12-06)

» Physical Addressing with CompactPCI® Serial (2010-11-22)

» Rear I/O with 6U CompactPCI® Serial (2010-11-06)

» P0 Adds Power to CompactPCI® Serial on 6U (2010-10-30)

» CompactPCI® Serial in 6U Format (2010-10-23)

» Ecosystem for CompactPCI® Serial (CPCI-S.0) (2010-10-15)

» First Single-Board Computer according to CompactPCI® Serial Standard (2010-10-14)

» CompactPCI® Serial - a Base Specification (2010-10-08)

» Highly Networked Camera Monitoring System with CompactPCI® PlusIO (2010-10-07)

» Simulation Computer for Training Application with CompactPCI® PlusIO (2010-02-26)

» Recording Image Data from a Mobile Camera with CompactPCI® PlusIO (2010-02-19)

» Mechanics for CompactPCI® Serial: a comparison with familiar architectures such as VPX and MicroTCA (2010-01-29)

» Power Supply for CompactPCI® PlusIO in Accordance with EN 50155 (2010-01-29)

» Harsh Requirements for CompactPCI® PlusIO in Accordance with EN 50155 (2009-12-16)

» CompactPCI® Gets a Plus with an IO and a Serial Companion Specification (2009-12-04)

» Data Management for Mobile Security Application with CompactPCI® PlusIO (2009-12-02)

» Universal Rear I/O Module for CompactPCI® PlusIO (2009-11-19)

» CompactPCI® PlusIO versus MicroTCA (2009-11-13)

» Layout Rules for CompactPCI® PlusIO Boards (2009-11-04)

» User Specific I/O on CompactPCI® PlusIO (2009-10-22)

» Signal integrity on CompactPCI® Serial backplanes (2009-10-15)

» CompactPCI® PlusIO Implementation Rules for Guaranteeing Interoperability (2009-10-08)

» Ethernet Standards for CompactPCI® PlusIO (2009-10-05)

» PCI Express® Configuration Possibilities with CompactPCI® PlusIO (2009-09-23)

» SATA HDD/SSD Shuttle for CompactPCI® Serial Systems (2009-09-10)

» RAID Systems with CompactPCI® Serial (2009-08-24)

» Hybrid backplanes for CompactPCI® and CompactPCI® PlusIO (PICMG 2.30) (2009-07-21)

» Standard Backplanes for CompactPCI® Serial (PICMG CPCI-S.0) (2009-06-19)

» CompactPCI® Serial Rear I/O (2009-06-10)

» CompactPCI® Serial Mesh Architecture (2009-06-03)

» The Star Topology of CompactPCI® Serial und CompactPCI® Plus IO (2009-06-02)

» Standardization of CompactPCI® Serial: what does PICMG bring to the table? (2009-05-14)

» Connector Concept for CompactPCI® Serial (CPCI-S.0) (2009-05-08)

» 3M Ultra Hard Metric (UHM) Connector - The next generation 2mm Hard Metric System (2009-04-27)

» Standard Backplanes for CompactPCI® PlusIO (PICMG 2.30) and CPCI-S.0 (2009-04-02)

» CompactPCI® PlusIO Rear I/O (2009-03-20)

» CompactPCI® Serial and Rear I/O (2009-03-05)

» Migration from CompactPCI® to CompactPCI® Serial (2009-02-20)

» CompactPCI® PlusIO and CompactPCI® Serial System Architecture (2009-02-20)

» CompactPCI® and CompactPCI® Express System Architecture (2009-02-06)

» What is CompactPCI® Serial? (2009-01-14)