Standard Backplanes for CompactPCI® Serial (PICMG CPCI-S.0)

2009-06-19, Andreas Lenkisch

CompactPCI Plus 9-slot backplane

PICMG CompactPCI® Serial (CPCI-S.0) brings CompactPCI® into the world of the serial interfaces offered by today's chipsets.

In designing the specification, particular importance was given to two factors. The existing CompactPCI® ecosystem - the hardware and the knowledge and experience gained by engineers - should be adopted as widely as possible. Secondly, interfaces such as PCI Express®, serial ATA, USB and Ethernet Base-T should all be available in the system simultaneously, rather than on an either-or basis. This considerably increases flexibility and makes much elaborate coding unnecessary, but it does require a large number of plug contacts in the system slot connector. This problem has been solved with the choice of the AirMax VS® connector from FCI/Amphenol, which also satisfies a number of other requirements pertaining to CompactPCI® Serial connectors.
Despite the large number of connections however a 6U CPU is required. The serial interfaces can already all be provided to the system on a 3 U CPU in full bandwidth and distributed by the backplane.
1 PCIe® 16x link
7 PCIe® 4x links
8 SATA
8 USB (1&2)
8 USB (3)
8 Ethernet Base-T (10/100/1000/10G)
The backplane connects the CPU system slot to up to 7 peripheral slots with equal priority and also connects a predefined slot to a 16x PCIe® link for high-performance or graphical applications.
Ethernet is set up as full mesh between the maximum of 9 slots of a standard backplane, thus allowing very simple grouping of CPUs for high processing power.

The peripheral slots are equipped only with one connector with 6 rows (J1/P1). This is sufficient for power, control signals and the communications interfaces. The 16x link requires a second connector (2J/2P). Ethernet is connected via a separate connector (J6/P6).


The connector positions on the peripheral slots that do not carry signals, J2/P2 to J5/P5 or J3/P3 to J5/P5, may be used for rear I/O.

The standard backplane to be available from stock from system providers will initially be a 9-slot version. This is effectively the maximum number of slots that can be supported where all interfaces must be available on each peripheral slot in full bandwidth. "Smaller" backplanes can be simply derived from this design and will soon be added to the portfolio as required.

Since project-specific solutions do not require all interfaces on every slot, a splitting of the storage interface (SATA) from the PCIe®/USB/Ethernet section, for example, is conceivable. The PCIe® link can also however be divided into individual lanes (1x).

Thus a system can be built without bridges that has 16 slots (8x SATA + 8x PCIe®/USB/Ethernet) or with up to 8x SATA, 8x USB/Ethernet and 44x PCIe® slots.


CompactPCI® Serial 9-slot backplane

Andreas Lenkisch, Principal Engineer Backplanes, Schroff® GmbH, Straubenhardt, Germany

German version on ElektronikPraxis: Standard-Backplanes für CompactPCI PlusGerman version on ElektronikPraxis: Standard-Backplanes für CompactPCI Plus

Other Articles

» The Future is Serial: CompactPCI® Serial (2011-12-23)

» System Slot Boards with the Latest Intel® Architecture for CompactPCI® PlusIO and CompactPCI® Serial (2011-12-09)

» Legacy Interface Concept for CompactPCI® Serial (2011-12-02)

» Ethernet Switch Functionality for CompactPCI® Serial (2011-11-30)

» 6U CompactPCI® Parallel/Serial Hybrid Systems (2011-11-26)

» 6U Backplanes for CompactPCI® Serial (2011-11-23)

» Conductive Cooling with CompactPCI® Serial (2011-11-17)

» Connector Layout and Coding with CompactPCI® Serial (2011-11-02)

» High-Performance Graphics on CompactPCI® Serial (2011-10-21)

» Building Clusters with CompactPCI® Serial (2011-10-15)

» Mixed Doubles: CompactPCI® Serial and CompactPCI® 2.0 (2011-10-13)

» Application-Specific Backplane Architectures with CompactPCI® Serial (2011-09-16)

» Ethernet Extensions for CompactPCI® Serial (2011-09-02)

» CompactPCI® PlusIO and CompactPCI® Serial capture the systems market (2011-08-27)

» CompactPCI® Serial for Safety-Relevant Architectures (2011-08-20)

» CompactPCI® Serial Ethernet Mesh Architecture (2011-08-06)

» CompactPCI® Serial Ethernet Star Architecture (2011-07-23)

» CompactPCI® Serial - Why is it a PICMG Standard? (2011-06-17)

» CompactPCI® Serial Star Topologies, Part 2 (2011-05-12)

» CompactPCI® Serial Star Topologies, Part 1 (2011-03-21)

» CompactPCI® Serial - The Guide Element (2011-03-10)

» Hot-Plug Functionality with CompactPCI® Serial, Part 2 (2011-02-05)

» Hot-Plug Functionality with CompactPCI® Serial, Part 1 (2011-02-03)

» XMC Carrier Board for CompactPCI® Serial (2010-12-23)

» Mezzanine Cards on CompactPCI® Serial (2010-12-22)

» PCI Express® Mini Card Carrier for CompactPCI® Serial (2010-12-21)

» USB Support with CompactPCI® Serial (2010-12-06)

» Physical Addressing with CompactPCI® Serial (2010-11-22)

» Standardized Rear I/O for CompactPCI® Systems Thanks to CompactPCI® PlusIO (2010-11-13)

» Rear I/O with 6U CompactPCI® Serial (2010-11-06)

» P0 Adds Power to CompactPCI® Serial on 6U (2010-10-30)

» CompactPCI® Serial in 6U Format (2010-10-23)

» Ecosystem for CompactPCI® Serial (CPCI-S.0) (2010-10-15)

» First Single-Board Computer according to CompactPCI® Serial Standard (2010-10-14)

» CompactPCI® Serial - a Base Specification (2010-10-08)

» Highly Networked Camera Monitoring System with CompactPCI® PlusIO (2010-10-07)

» Simulation Computer for Training Application with CompactPCI® PlusIO (2010-02-26)

» Recording Image Data from a Mobile Camera with CompactPCI® PlusIO (2010-02-19)

» Mechanics for CompactPCI® Serial: a comparison with familiar architectures such as VPX and MicroTCA (2010-01-29)

» Power Supply for CompactPCI® PlusIO in Accordance with EN 50155 (2010-01-29)

» Harsh Requirements for CompactPCI® PlusIO in Accordance with EN 50155 (2009-12-16)

» CompactPCI® Gets a Plus with an IO and a Serial Companion Specification (2009-12-04)

» Data Management for Mobile Security Application with CompactPCI® PlusIO (2009-12-02)

» Universal Rear I/O Module for CompactPCI® PlusIO (2009-11-19)

» CompactPCI® PlusIO versus MicroTCA (2009-11-13)

» Layout Rules for CompactPCI® PlusIO Boards (2009-11-04)

» User Specific I/O on CompactPCI® PlusIO (2009-10-22)

» Signal integrity on CompactPCI® Serial backplanes (2009-10-15)

» CompactPCI® PlusIO Implementation Rules for Guaranteeing Interoperability (2009-10-08)

» Ethernet Standards for CompactPCI® PlusIO (2009-10-05)

» PCI Express® Configuration Possibilities with CompactPCI® PlusIO (2009-09-23)

» SATA HDD/SSD Shuttle for CompactPCI® Serial Systems (2009-09-10)

» RAID Systems with CompactPCI® Serial (2009-08-24)

» Hybrid backplanes for CompactPCI® and CompactPCI® PlusIO (PICMG 2.30) (2009-07-21)

» CompactPCI® Serial Rear I/O (2009-06-10)

» CompactPCI® Serial Mesh Architecture (2009-06-03)

» The Star Topology of CompactPCI® Serial und CompactPCI® Plus IO (2009-06-02)

» Standardization of CompactPCI® Serial: what does PICMG bring to the table? (2009-05-14)

» Connector Concept for CompactPCI® Serial (CPCI-S.0) (2009-05-08)

» 3M Ultra Hard Metric (UHM) Connector - The next generation 2mm Hard Metric System (2009-04-27)

» Standard Backplanes for CompactPCI® PlusIO (PICMG 2.30) and CPCI-S.0 (2009-04-02)

» CompactPCI® PlusIO Rear I/O (2009-03-20)

» CompactPCI® Serial and Rear I/O (2009-03-05)

» Migration from CompactPCI® to CompactPCI® Serial (2009-02-20)

» CompactPCI® PlusIO and CompactPCI® Serial System Architecture (2009-02-20)

» CompactPCI® and CompactPCI® Express System Architecture (2009-02-06)

» What is CompactPCI® Serial? (2009-01-14)