Standard Backplanes for CompactPCI® PlusIO (PICMG 2.30) and CPCI-S.0

2009-04-02, Andreas Lenkisch

1&3&2-slot backplane

PICMG 2.30 is an extension of the CompactPCI® specification PICMG 2.0 and is currently undergoing a round of voting by PICMG.

CompactPCI® PlusIO extends CompactPCI® with the aim of providing a soft migration path to the CompactPCI® Serial (PICMG CPCI-S.0) specification, which is now based solely on serial protocols.

The modern serial interfaces such as PCI Express®, SATA, USB and Ethernet that are lacking on CompactPCI® are provided by a CompactPCI® PlusIO (PICMG 2.30) CPU on the user-defined pins of the P2 connector of a 32-bit CPU board. From here a hybrid backplane designed to CompactPCI® PlusIO (PICMG 2.30) connects these signals to peripheral CompactPCI® Serial slots.

The P2 connector of the CPU board is compatible with its predecessor from the hard-metric series. This allows the CompactPCI® PlusIO CPU both to be used in earlier 32-bit CompactPCI® systems and to support new CompactPCI® Serial systems.

System manufacturers participating in the specification process will offer a number of typical configurations as standard backplanes or standard systems as stock items. For certain applications further configurations are certain to become standard products in order to also create a basis for small projects. The next step will be to define 'pure' CompactPCI® Serial backplanes and systems.

The illustrations show the existing configurations and those planned for the near future.

A hybrid backplane with 4 CompactPCI® and 4 peripheral CompactPCI® Serial slots

A hybrid backplane with 3 CompactPCI® and 2 peripheral CompactPCI® Serial slots plus a slot for a CompactPCI® PSU (to PICMG 2.11 with "P47" connector)

A pure CompactPCI® Serial backplane with 9 slots and
a pure CompactPCI® Serial backplane with approx. 3-5 slots (still at planning stage)

Dual CPUs with sideboard or mezzanine expansion module for CompactPCI® Serial that support the old parallel bus and also the new architecture on separate slots do not require special backplanes. Off-the-shelf single CPCI and CPCI-S.0 backplanes may be combined in any required configuration, with any combination of slots.

Left: a backplane can be configured with 1 to 8 CompactPCI® slots; right: a CompactPCI® Serial-compatible backplane with 1 to 9 slots. Power backplanes with 1 to 4 slots allow the configuration to be rounded down for small quantities. For projects requiring larger quantities, however, it will be economically more effective to design a special monolithic backplane to the project's exact requirements.


Andreas Lenkisch, Principal Engineer Backplanes, Schroff® GmbH, Straubenhardt, Germany

German version on ElektronikPraxis: Standard-Backplanes für CompactPCI PlusIO und CPlusGerman version on ElektronikPraxis: Standard-Backplanes für CompactPCI PlusIO und CPlus

Other Articles

» The Future is Serial: CompactPCI® Serial (2011-12-23)

» System Slot Boards with the Latest Intel® Architecture for CompactPCI® PlusIO and CompactPCI® Serial (2011-12-09)

» Legacy Interface Concept for CompactPCI® Serial (2011-12-02)

» Ethernet Switch Functionality for CompactPCI® Serial (2011-11-30)

» 6U CompactPCI® Parallel/Serial Hybrid Systems (2011-11-26)

» 6U Backplanes for CompactPCI® Serial (2011-11-23)

» Conductive Cooling with CompactPCI® Serial (2011-11-17)

» Connector Layout and Coding with CompactPCI® Serial (2011-11-02)

» High-Performance Graphics on CompactPCI® Serial (2011-10-21)

» Building Clusters with CompactPCI® Serial (2011-10-15)

» Mixed Doubles: CompactPCI® Serial and CompactPCI® 2.0 (2011-10-13)

» Application-Specific Backplane Architectures with CompactPCI® Serial (2011-09-16)

» Ethernet Extensions for CompactPCI® Serial (2011-09-02)

» CompactPCI® PlusIO and CompactPCI® Serial capture the systems market (2011-08-27)

» CompactPCI® Serial for Safety-Relevant Architectures (2011-08-20)

» CompactPCI® Serial Ethernet Mesh Architecture (2011-08-06)

» CompactPCI® Serial Ethernet Star Architecture (2011-07-23)

» CompactPCI® Serial - Why is it a PICMG Standard? (2011-06-17)

» CompactPCI® Serial Star Topologies, Part 2 (2011-05-12)

» CompactPCI® Serial Star Topologies, Part 1 (2011-03-21)

» CompactPCI® Serial - The Guide Element (2011-03-10)

» Hot-Plug Functionality with CompactPCI® Serial, Part 2 (2011-02-05)

» Hot-Plug Functionality with CompactPCI® Serial, Part 1 (2011-02-03)

» XMC Carrier Board for CompactPCI® Serial (2010-12-23)

» Mezzanine Cards on CompactPCI® Serial (2010-12-22)

» PCI Express® Mini Card Carrier for CompactPCI® Serial (2010-12-21)

» USB Support with CompactPCI® Serial (2010-12-06)

» Physical Addressing with CompactPCI® Serial (2010-11-22)

» Standardized Rear I/O for CompactPCI® Systems Thanks to CompactPCI® PlusIO (2010-11-13)

» Rear I/O with 6U CompactPCI® Serial (2010-11-06)

» P0 Adds Power to CompactPCI® Serial on 6U (2010-10-30)

» CompactPCI® Serial in 6U Format (2010-10-23)

» Ecosystem for CompactPCI® Serial (CPCI-S.0) (2010-10-15)

» First Single-Board Computer according to CompactPCI® Serial Standard (2010-10-14)

» CompactPCI® Serial - a Base Specification (2010-10-08)

» Highly Networked Camera Monitoring System with CompactPCI® PlusIO (2010-10-07)

» Simulation Computer for Training Application with CompactPCI® PlusIO (2010-02-26)

» Recording Image Data from a Mobile Camera with CompactPCI® PlusIO (2010-02-19)

» Mechanics for CompactPCI® Serial: a comparison with familiar architectures such as VPX and MicroTCA (2010-01-29)

» Power Supply for CompactPCI® PlusIO in Accordance with EN 50155 (2010-01-29)

» Harsh Requirements for CompactPCI® PlusIO in Accordance with EN 50155 (2009-12-16)

» CompactPCI® Gets a Plus with an IO and a Serial Companion Specification (2009-12-04)

» Data Management for Mobile Security Application with CompactPCI® PlusIO (2009-12-02)

» Universal Rear I/O Module for CompactPCI® PlusIO (2009-11-19)

» CompactPCI® PlusIO versus MicroTCA (2009-11-13)

» Layout Rules for CompactPCI® PlusIO Boards (2009-11-04)

» User Specific I/O on CompactPCI® PlusIO (2009-10-22)

» Signal integrity on CompactPCI® Serial backplanes (2009-10-15)

» CompactPCI® PlusIO Implementation Rules for Guaranteeing Interoperability (2009-10-08)

» Ethernet Standards for CompactPCI® PlusIO (2009-10-05)

» PCI Express® Configuration Possibilities with CompactPCI® PlusIO (2009-09-23)

» SATA HDD/SSD Shuttle for CompactPCI® Serial Systems (2009-09-10)

» RAID Systems with CompactPCI® Serial (2009-08-24)

» Hybrid backplanes for CompactPCI® and CompactPCI® PlusIO (PICMG 2.30) (2009-07-21)

» Standard Backplanes for CompactPCI® Serial (PICMG CPCI-S.0) (2009-06-19)

» CompactPCI® Serial Rear I/O (2009-06-10)

» CompactPCI® Serial Mesh Architecture (2009-06-03)

» The Star Topology of CompactPCI® Serial und CompactPCI® Plus IO (2009-06-02)

» Standardization of CompactPCI® Serial: what does PICMG bring to the table? (2009-05-14)

» Connector Concept for CompactPCI® Serial (CPCI-S.0) (2009-05-08)

» 3M Ultra Hard Metric (UHM) Connector - The next generation 2mm Hard Metric System (2009-04-27)

» CompactPCI® PlusIO Rear I/O (2009-03-20)

» CompactPCI® Serial and Rear I/O (2009-03-05)

» Migration from CompactPCI® to CompactPCI® Serial (2009-02-20)

» CompactPCI® PlusIO and CompactPCI® Serial System Architecture (2009-02-20)

» CompactPCI® and CompactPCI® Express System Architecture (2009-02-06)

» What is CompactPCI® Serial? (2009-01-14)